



Implementation of Non-Linear Controller for Contemporary DC-DC Converter

K. Ramash Kumar¹, N. Arunkumar² and T. S. Sivakumaran³

¹Electrical and Electronic Engineering, Dr.N.G.P. Institute of Technology
Coimbatore, Tamilnadu, India ²Electrical and Electronic Engineering, TRP
Engineering College (SRM group), Trichy, Tamilnadu, India ³Electrical and Electronic
Engineering, Sasurie College of Engineering, Coimbatore, Tamilnadu, India.
ramash1210@yahoo.co.in, narunme26@gmail.com, sivakumaran1969@gmail.com

Abstract: This article presents a analysis, design and implementation of non-linear controllers for fundamental negative super lift Luo-Converter (FNSLLC) for purposes needing the stable power source in battery operated portable devices, floppy/hard disk drives, LED TV, physiotherapy medical instrument, lap-top computers, mother board and fan in central processing unit (CPU) applications etc.,. The FNSLLC is a advanced DC-DC converter topology. The FNSLLC is erratic structure system (ESS) and its dynamic analysis is poor. The linear regulators for FNSLLC are poor operating analysis particularly during large source voltage and load modifications. With the aim of improve the dynamic analysis, load voltage and coil current controls of FNSLLC, a linear quadratic regulator (LQR) plus fuzzy logic controller (FLC) is designed. The LQR is designed for FNSLLC with their state space dynamic equations. The controller formation of this converter consists of two loops like, current loop (CL) and voltage loop (VL). In this study, LQR is act as a inner CL for manipulating the coil current of FNSLLC, but the FLC is act as a VL for controlling the load voltage of FNSLLC. The FLC is developed depending on the same system activities and qualitative linguistic control rules. The performance of FNSLLC using LQR plus FLC is verified at various operating states by building both in MATLAB/Simulink and prototype field programmable array (FPGA) models in comparisons with LQR plus proportional double integral controller (PDIC). The results and time domain specifications analyze are presented to prove the adroit of designed controller in different provinces.

Keywords: Super lift Luo-converter, Linear quadratic regulator, Fuzzy logic regulator, State Space Averaging Modeling.

1. Introduction

In current scenario, the development of automotive application and the digital world, there is an increase order of proficient DC choppers are utilized in many electronic systems such as portable electronic devices and other battery operated appliances, high gain, excellent quality, miniature in size, weightless, little prize, unswerving and capable power sources, which are indicates that the enormous research scope to DC choppers domain. The DC choppers are converting DC input voltage at one level to another level. Also, some its main constraints such as stumpy a.c waves in the voltage and current, good performance and simple structural design are provided so as to attain the precise output voltage regulation beside various constraint based on many applications such as low power source applications [1-2].

In conjectural tip of clarifications, basic DC choppers has obtain the high voltage gain with more duty cycle but in real time high duty cycle operation of choppers has produce serious reverse-recovery and EMI problems [2-3]. Based on above discussion problems, a voltage lift method have been effectively working based on design of DC choppers, in case, 3-sequence of Luo-Converters (LC), be subject to load voltage increases in summation progress. As a result, the super-lift system dramatically raises the voltage gain, in balanced evolution, then the prize of model difficulty, also compare to boost converter output voltage and current ripple should be reduced, where the fundamental negative super-lift Luo-converter (FNSLLC) can do the

Received: June 30th, 2018. Accepted: November 11st, 2019

DOI: 10.15676/ijeel.2019.11.4.1

same with configuration it has gorgeous DC-DC converter topology, that have been convert +ve source DC voltage to -ve output DC voltage in addition with feature of high efficiency, high power density, high gain and reduced coil current, output ripples compare to various predictable DC choppers [4]. In most of the conventional control methods namely linear controllers and fuzzy logic controller (FLC) etc. LC using PI controller providing decent characteristics. A PID control has non-capable ability in operating with system insecurity in the presence of overshoot and error in steady state problems and also, operation of PID-D is design with combination of PID and D controller. In order to overcome these problems new control technique will make to implement the propositional double Integral controller (PDIC) in this article. A FLC for the FNSLLC has been combined with PDIC to reduce the prattling phenomena. In the past most of the researches focus on sliding mode control (SMC) of the converter, in that control method the variables are chosen based on order of the FNSLLC that variables like current and voltage are preferred as closed loop purpose so there is an query on that the higher order converters are difficult to control by using low order controllers [5-9]. A novel control method consist of PDIC plus linear quadratic regulator (LQR) is used for output voltage and inductor current regulation of FNSLLC that are designed as inner and outer loop controllers, the inner loop regulate the inductor current and outer loop controller regulate output voltage in the circuit. In addition to that fine tuning of controller has to change the outer loop controller as FLC so as to minimize the steady state and dynamic response of FNSLLC to get the desired output parameters with all the disturbance formats. The designing of two loop controller an open operating system by adding hysteresis comparator in the same loop. This method was implemented by using index of performance of optimization based cost function. Most of the researchers have commenced to successfully utilize this method in the power electronics sectors [10]. The improvement of the projected loop-shaping controller not only focuses the benefits of the control strategy, to adjust the output response by the help of additional tuning parameters. The PDIC is commonly used in industrial sectors. Most of the researches are concentrate on output voltage regulation but in this article it will be achieved by designing robust controls for manipulating load voltage and coil current [11]. In common, the FNSLLC has complex system with circuit parameters variation that needs further valuable and proficient control methods for upcoming utility of application FNSLLC. Many surveys modeling approaches where testified for DC choppers. Amid which state space model was underlined as good mathematical method for DC choppers. The PI and PID for DC chopper where conversed [12]. The SMC in addition proportional double integral controller (PDIC) for FNSLLC has been presented [13]. However, this method have produced more output voltage peak overshoots and long settling time during dynamic working conditions, more start-up overshoots, more design calculations, analog platform (SMC) and more number of sensors and non-satisfied overshoots were marked that is moderately unwanted, sensors also need large in number at the time of insistent for more calculations these type of problems are easily reduced by designing the alternate method linear quadratic regulator (LQR) based controller gain in feedback system discuss as follows [14-15], so in order to avoid these kind of problems by implementing the LQR controller based on performance indices are preferred with pole placement approach which mainly based on a perfect placement poles in the closed loop so this method had this drawback so in order to overcome this choose LQR controller which needs huge calculations and the cost function are arrived from the basic regulator are insight with non-uniform frequency and produced fastest dynamic performances [16]. To strengthen the LQR controller in addition to include the FLC in order to improve the dynamic characteristics of FNSLLC by using TS fuzzy models, the models are throughout the membership functions are designed to manipulate the parameters of the system and it has been shown in the literature survey [17].

The control design of frequency domain is the occurrence of RHPZ of plane shows that the range of coil (circuit) will be modify the position of null to little frequency side in direction of right of plane to create phase lag imprisons constant band width operation of converter possible resolution is providing of LQR controller which have systematic producer for addition of

control constraints foremost to strong regulation. The performance of the converter using PDI plus LQR controllers is estimated using MATLAB/Simulink as well as experimental. The results are presented and analyzed by applying digital control scheme to achieve current in continuous conduction mode (CCM) and calculation of duty cycle control in different ranges, several cases digital OCC approaches have been done but in this there is an imitating the integration part ,accumulator is used, calculate few samples of input current to get the average input current value for that we need fast and high resolution A/D converter, control every value of duty cycle has been reported [18].

From the above problems are solved by designed LQR plus FLC for FNSLLC. Therefore, in this article presents the design and experimental verification of LQR plus FLC for FNSLLC worked in CCM.

2. Design of FNSLLC

A new series of FNSLLC as shown in figure 1(a) which has high voltage transfer gain, high efficiency, low ripple voltage and current, and then two operating mode of this converter is explained as two states; one is switch on state and another one is switch off state are shown as figures 1(b) and 1(c). The circuit consists of DC input voltage V_{in} , power switch (MOSFET) S, inductor L, capacitors C_1 and C_2 , freewheeling diodes D_1 and D_2 , load resistance R. In ideal case, the operation of the FNSLLC in CCM to analysis the working states.




Figure 1(a). Topology of FNSLLC, (b). Mode 1 operation, (c). Mode 2 operation.

While the switch S is closed in mode 1, the D_1 forward polarized, the condenser is C_1 is energized upto V_{in} at short time period and the capacitor voltage assume to be steady state value, then the slop of the inductor current increases with the ratio of V_{in} / L and decreases with

slop $-(V_o-V_{in})/L$ during switch off $(1-d)T$ the output capacitor C_2 delivers energy to the load resistance the equivalent circuit of FNSLLC state 1 shown in figure 1(b).

$$\begin{cases} L \frac{di_L}{dt} = V_{in} & \text{Switch ON} \\ C_2 \frac{dV_o}{dt} = -\frac{V_o}{R} \end{cases} \quad (1)$$

During the state 2 operation, switch S is in open, D_2 conduct. Hence, the i_L fall-offs amid the C_1 voltage (V_o-V_{in}) to deliver charge to C_2 and R . The FNSLLC in mode two 2 circuit is depict in figure 1 (c). The differential equations will be written as (2)

$$\begin{cases} L \frac{di_L}{dt} = 2V_{in} - V_o & \text{Switch OFF} \\ C_2 \frac{dV_o}{dt} = i_L - \frac{V_o}{R} \end{cases} \quad (2)$$

Applying charge capacitor balanced rule on C_1 , the (3) for T as follow. Where, d is the control of the switch ($d=1$ when the S is closed, and $d=0$ when the S is open).

$$dC_1 \frac{dV_{c1}}{dt} + (1-d)i_L = 0 \quad (3)$$

In FNSLLC has a two capacitors which are $V_{c1} = V_{in}$, V_o , it is merely need to select by means of a state variable except V_{in} . Together by i_L , state variables of converter is nominated for i_L , and V_o (x_1 , and x_2). Applying above equations, the average modeling of the FNSLLC can extended as expressed by (4).

$$\begin{bmatrix} \dot{i}_L \\ \dot{V}_o \end{bmatrix} = \begin{bmatrix} 0 & -\frac{1-d}{L} \\ \frac{1-d}{C_2} & -\frac{1}{RC_2} \end{bmatrix} \begin{bmatrix} i_L \\ V_o \end{bmatrix} + \begin{bmatrix} \frac{2-d}{L} \\ 0 \end{bmatrix} V_{in} \quad (4)$$

Where,

A , B , C and D are system state space matrices.

$$A = \begin{bmatrix} 0 & -\frac{1-d}{L} \\ \frac{1-d}{C_2} & -\frac{1}{RC_2} \end{bmatrix}, \quad B = \begin{bmatrix} \frac{2-d}{L} \\ 0 \end{bmatrix}, \quad C = [0 \ 1], \quad D = [0 \ 0] \quad (5)$$

A. Design calculation of FNSLLC parameters

The design starts with mathematical calculations that should be explained in detail from the FNSLLC parameters cataloged in Table 1. The design process has been represented in the form of flow chart figure 2, which will shows the calculations of various design parameters and specification of the circuits.

The FNSLLC constraints and phase-variable transformation are applied in (5). Later, A , B , C , and D matrices becomes

$$A = \begin{bmatrix} 0 & -\frac{1-d}{L} \\ \frac{1-d}{C_2} & -\frac{1}{RC_2} \end{bmatrix}, \quad B = \begin{bmatrix} \frac{2-d}{L} \\ 0 \end{bmatrix}, \quad C = [0 \ 1], \quad D = [0 \ 0] \quad (6)$$

Table 1. The designed specification of the FNSLLC.

Parameters name	Symbol	Value
Voltage (Input)	V_{in}	12V
Voltage (Output)	V_o	-36V
Coil	L	100 μ H
Capacitors	C_1, C_2	30 μ F
Nominal switching frequency	f_s	100kHz
Load resistance	R_o	40 Ω -70 Ω
Power (Output)	P_o	25.922W
Power (Input)	P_{in}	28.238W
Current (Input)	I_s	2.353A
Efficiency	η	91.8%
Current (Output)	I_o	-0.72A
Ripple coil current	Δi_L	0.51A
Capacitor Ripple voltage	ΔV_o	-0.121V

The flowchart and algorithm shows the FNSLLC, detailed calculation of parameters, which are helps to designing the converter,

Step 1: Select the duty cycle by using the formula.

Step 2: Calculate the output current I_o and output power P_o .

Step 3: After that calculate the overall efficiency of the converter.

Step 4: Then we find out the input current by using above steps.

Step 5: Finally to calculate the circuit parameters by using design formulas




Figure 2. Flow chart for design calculation of FNSLLC

3. Development of feedback controllers for FNSLLC

The function of this segment is to discuss about the feed-back regulator for FNSLLC. The LQR cum PDIC/FLC technique for FNSLLC is exposed in **figure. 3**. This method having of two control loops namely, an inner current loop which has LQR for regulate i_L , and the outer voltage loop designed by using PDIC/Fuzzy to regulate V_o of FNSLLC and to reduces steady state error. The V_o and i_L is measured from the output of the converter that measured signal is consider as error signal, the error signal indicates as e_1 and e_2 , after that e_1 signal given input to PDIC/Fuzzy logic controller to regulate V_o and reduces the steady state error. The error signal e_2 is given as input for the LQR controller to regulate i_L and to generate reference current by considering output power and power loss. The signal indicate the control signal that is given to output of LQR that make the d of the switching pulse for driving the switch S of FNSLLC.




Figure 3. Control structure of the FNSLLC.

A. Reference current generation

The reference i_L of FNSLLC is shown in the tree diagram as refer the figure 4. In tree diagram, it is clearly shows P_{loss} specify the converter switching and resistive losses. Due to this loss in FNSLLC, the fall of capacitor V_o . While capacitor V_o decreases along with the reference V_o , FNSLLC is not able to follow the reference inductor current closely. So, a suitable PDIC/FLC is inserted for this converter that controls the capacitor V_o to the reference V_o level, which is said as in the above figure 4. The P_o is multiplication of V_o and I_o of FNSLLC.




Figure 4. Tree diagram of generation of reference current.

B. LQR (Detailed)

The concept of maximize the control is complexity via. operating a running system at least cost. The time-in varying LQR is applied as tracking current regulator. In this study, LQR gain matrix for this converter estimated with proper preference values of R and Q (weight matrix). The Q and R matrices values are

$$Q = \begin{bmatrix} 2.161.1 \\ 1.11000 \end{bmatrix}, R = [1] \quad (7)$$

The Q matrix is selected in such a way that most weight age is applied to i_L , sequentially that i_L of FNSLLC is controlled successfully via. LQR. The Q and R matrixes should be positive semi-definite and positive definite that are selected such that the scalar quantity $x^T Q x$ is all the time positive or zero at every time t for the all functions $x(t)$, and the scalar quantity $u^T R u$ is always positive at each time t for all values of $u(t)$. In terms of eigen values, the eigen values of Q would be positive, whereas those of R could be positive. For a continuous time model the state-feedback control law $u = -K F x$ minimizes the quadratic cost function;

$$J(x(.), u(.)) = \frac{1}{2} \int_{t_0}^{t_f} (x^T Q x + u^T R u) dt \quad (8)$$

Subject to the system dynamics

$$\dot{X} = A X + B U \quad (9)$$

For the developed converter, the quadratic cost function is found after substituting the values of X, Q, R in equation (8)

$$\int_{t_0}^{t_f} [(2.16x_1^2 + 2x_1x_2 + 1000x_2^2) + u^2] dt \quad (10)$$

The control law is found to be

$$u = -R^{-1} B^T K x = u = -K_F x \quad (11)$$

Where, K_F is the feed-back controller gain matrix and K is the return function matrix. The unknown coefficients of the revisit function matrix are determined by solving the Ricatti equation.

$$K = A^* P + P A - P B R^{-1} B^* P + Q \quad (12)$$

On solving equation (12), the return function matrix K is found to be

$$K = \begin{bmatrix} K_{11} & K_{12} \\ K_{21} & K_{22} \end{bmatrix} = \begin{bmatrix} 2.21.1 \\ 1.11000 \end{bmatrix} \quad (13)$$

On substituting the value of K matrix in the equation, $K_F = -R^{-1} B^T K$ the feedback gain matrix K_F is obtained. It is found to be [1.11 1000]

Therefore, the control law becomes

$$u = -1(x_{1ref} - x_1) - 1000(x_{2ref} - x_{ref}) \quad (14)$$

Once again the equation (14) becomes expressed as (15)

$$u = -(K_1 e_1 + K_2 e_2) \quad (15)$$

Where, $K_1 = 1.11$ and $K_2 = 1000$

C. Design of FLC

This part discuss about the FLC. At this point, the FLC (outer loop) that is applied to regulate power switch of FNSLLC. The inputs/output of this controller is described in figures. 5 (a) to (c). The voltage output error (e) and its change in error (ce) of FNSLLC is used as input of FLC and o (output) to generate the reference i_L for it. For suitability, the numerical quantities of the inputs and output of FLC will be uniform and expressed as follows: $e = [-1.11 -1.081 -1.061 -1.041 -1.021 0 1.021 1.041 1.061 1.081 1.11]$, $ce = [-0.221 -0.141 -0.111 -0.0561 0 0.0561 0.111 0.141 0.221]$ and $o = [-1.1 -0.0671 -0.04331 0 0.04331 0.0671 1.1]$ and its equivalent fuzzy sets are [NB, NM, NS, Z, PS, PM, PB] where, (negative big) NB, (negative small) NS, (zero) Z, (positive small) PS, (positive medium) PM, (positive big) PB, respectively. The membership functions of the e, ce, and o are illustrated in figure. 5. The rules of FLC selection are completely depending on FNSLLC characteristics. This article, forty nine rules are outlined and it recorded in Table 2. Then, the defuzzification process is applied to finish the fuzzy work with help of weighted average method.




Figure 5. Membership’s functions of FLC, (a) error (e), (b) change in error (ce), and (c) output (o).

Table 2. Fuzzy rules of FNSLLC

e ce	NB	NM	NS	Z	PS	PM	PB
NB	NB	NM	NB	NB	NM	Z	Z
NM	NB	NM	NB	NM	NS	NS	PM
NS	NB	NM	Z	Z	Z	PM	PS
Z	NB	NB	Z	Z	PS	PB	PM
PS	NM	NS	Z	PS	PS	PM	PB
PM	NS	Z	PS	PB	PM	PB	PB
PB	Z	PS	PS	PS	PB	PB	PM

4. Results and discussions

The aim of this part is to deals about results of FNSLLC with LQR cum FLC in comparison with LQR cum PDIC at different operating condition with parameters are addressed in Table 1. The experimental block diagram model of the FNSLLC with LQR cum FLC/ PDIC is illustrated in figure.6. The details of the FNSLLC power circuits are as follows: S (IRFP 260 (MOSFET)); D₁ – D₂ FR306 (Diodes); C₁ – C₂ 30 μF/200V (polarized type) L 100μH/5A (Ferrite type).

The controller values are K₁ =1, K₂ = 0.089, K_p = 0.011, T_i =0.0011s and 0.006121s as calculated using Ziegler Nicholas tuning method. The controller parameter of LQR cum FLC/PDIC is implemented in digital FPGA (dsPIC30F4011) controller platform (refer the figure. 6). In closed loop operation, measured values of V_{in}, i_L and V_o are scale down to smaller than ± 10V with help of signal conditioning circuit and isolation circuit. The analog to digital converter signals are routed by designed controller to compute d of power switch S. The PWM pulse is derived from dsPIC30F4011 and it is applied to trigger MOSFET of the FNSLLC using opto-coupler and driver IR2110. The main aim of the opto-coupler 6N137 is used for

isolation between the power circuit and control unit. The function of the driver circuit IR 2110 is utilized to magnify the pulses of the MOSFETs.




Figure 6. Experimental block diagram of FNSLLC with LQR cum FLC/PDIC.

A. Startup transient





Figure 7. Simulated output and input voltage responses of FNSLLC in transient region using designed controllers (a). LQR cum FLC and (b). LQR cum PDIC.

Figures 7 (a) and (b) show the simulated V_o response of the FNSLLC for the nominal input voltages and load resistance via LQR cum FLC (green color) and LQR cum PDIC (blue color) in start-up transient. It is found that V_o of FNSLLC via LQR cum FLC has a null start-up overshoot and fast settling time, whereas the same model with LQR cum PDIC has generated null overshoots but settling time 0.015s in transient regions.


B. Line variation

Figure 8 (a) depicts simulated responses of V_o and V_{in} of FNSLLC via LQR cum FLC and LQR cum PDIC for V_{in} step change from 12V to 15V. From this figure, it is visibly showed that simulated V_o response of FNSLLC via LQR cum FLC was slight overshoot of -0.065V and minimal settling time, but the same system using LQR cum PDIC has created overshoots and long settling time. Figure.8 (b) illustrates hardware responses of V_o and V_{in} of FNSLLC

via. LQR cum FLC for V_{in} step change from 12 V to 15 V. It is noticeably identified that hardware results of V_o of FNSLLC with LQR cum FLC has little peak of 0.09V and small settling time. Figure.9 (a) depicts simulated responses of V_o and V_{in} of FNSLLC via. LQR cum FLC for V_{in} step change from 15V to 12V. It can be observed that response of V_o of FNSLLC with LQR cum FLC have zero peak/settling time, while same system with LQR cum PDIC has produced overshoots and long settling time. Figure.9 (b) show the hardware responses of the V_o and V_{in} of FNSLLC with LQR cum FLC for V_{in} step change from 15V to 12V (-20% line variations). It may be observed that experimental responses of V_o of the FNSLLC via. LQR cum FLC have zero overshoot/settling time.




(a)




(b)

Figure 8. Output and input voltage responses of FNSLLC with controllers for V_{in} change from 12V to 15V, (a). Simulation and (b). Hardware [CH1: - 20V/Div. V_o ; CH2: 5V/Div. V_{in}].




(a)




(b)

Figure 9. Output and input voltage responses of FNSLLC using designed controllers for input voltage step change from 15V to 12V, (a). Simulation and (b). Experimental [CH1: - 20V/Div. output voltage; CH2: 5V/Div. input voltage].

C. Load variation




(a)




(b)

Figure 10. Output voltage and current responses of FNSLLC using designed controllers for load resistance change from 40Ω to 60Ω , (a). Simulation and (b). Experimental [CH1: -500mA/Div. output voltage; CH2: 20V/Div. input voltage].



(a)



(b)

Figure 11. Output voltage and current responses of FNSLLC using designed controllers for load resistance change from 60Ω to 460Ω , (a). Simulation and (b). Experimental [CH1: -500mA/Div. output voltage; CH2: 20V/Div. input voltage].

Figure 10. (a) show the simulated responses of V_o and I_o of FNSLLC via. controllers for R vary from 40Ω to 60Ω (+20% load variations). It is found that simulation results of output voltage of the FNSLLC with this controller has a zero overshoot as well as fast settling time, while the same system using LQR plus PDIC has generated overshoots and long time to settle. Figure 10. (b) show experimental results of V_o and I_o of FNSLLC with LQR plus FLC for load

change 40Ω to 60Ω (+20% load variations). It is found that the experimental results of V_o and I_o of FNSLLC using designed controller was zero overshoot as well as fast settling time.

Figure 11 (a) show the depict responses of V_o and I_o of the FNSLLC via. controllers for R vary from 60Ω to 40Ω (-20% load variations). It will be understood that the results of V_o of FNSLLC with this controller has a zero peak overshoot as well as fast settling time over the LQR cum PDIC. Figure. 11 (b) show the experimental results of V_o and I_o of FNSLLC with LQR cum FLC for load change from 60Ω to 40Ω . It can be understood that the experimental results of output voltage of the FNSLLC with designed controller has a zero overshoot as well as fast settling time.

D. Steady state region






Figure 12. Simulated output voltage response of FNSLLC using designed controller in steady state region.

Figure 12 shows the simulation response instant output capacitor ripple voltage of the FNSLLC in the steady state region using a LQR plus FLC. It is proof from the figure that the V_o ripple is about -0.65 V for f_s of 100 kHz. Figure. 13 (a) shows the simulated I_o of FNSLLC in the constant mode region by a LQR cum FLC has produced ripple current of $I_o = -0.11A$, which is closer to theoretical designed value (refer Table 1). Figure. 13 (b) shows the experimental result of output current and voltage ripples ($I_o = -0.13A$ & $V_o = -0.7V$), which are match to theoretical designed values.



(a)



(b)

Figure 13. Simulated output current and voltage response of FNSLLC using designed controller in steady state region. (a) Simulation and (b). Experimental.

E. Circuit components variations






Figure 14. Simulated output voltage responses of FNSLLC using controllers in circuit components variations, (a) for inductor L variation from $100\mu\text{H}$ to $600\mu\text{H}$ and (b) for the change in capacitors (C_1 & C_2) ranges from $30\mu\text{F}$ to $100\mu\text{F}$.

Figure 14 (a) represents the simulated responses of V_o and I_o of FNSLLC with a LQR cum FLC and LQR cum PDIC for inductor L variation from $100\mu\text{H}$ to $600\mu\text{H}$. It could be found that change does not impact the FNSLLC performances due to a skilled designed controller. A fascinating result is shown in Figure. 14(b). It indicates V_o and I_o of FNSLLC responses using designed controllers for the change in capacitors ranges from $30\mu\text{F}$ to $100\mu\text{F}$. It is found that the designed LQR cum FLC and LQR cum PDIC are effective in removing the cause of C_1 & C_2 modification except that a small peak and fast settling time.


F. Performance characteristics of the model

Figures 15 (a), (b), and (c) shows the simulated and experimental performance characteristics of the FNSLLC using a designed controller. It is visible that all the converter performance parameters were meet the theoretical specifications. Finally, the responses of FNSLLC with controller (designed) were carried out well at all operating states. Figure. 16. Experimental prototype model for FNSLLC using proposed controller.





(b)



(c)

Figure 15. Output current, voltage, performance characteristics, and experimental model of FNSLLC using designed controller, (a). Simulation, (b). Experimental and (c). Output /Input powers, and efficiency.




Figure 16. Laboratory prototype model for NOESLLC using LQR plus FLC in digital platform.

5. Conclusions

Thus, a design and implementation of LQR plus FLC for FNSLLC worked in CCM was effectively realized in Simulink as well as laboratory prototype models. The controller gains have been realized in digital (dsPIC30F4011) platform. The simulation and experimental responses were obtainable to exhibit victory of LQR cum FLC for FNSLLC outcome in excellent operating response, load regulation, and converter voltage is not affected in the circuit elements modifications, good steady state and magnificent start-up responses. Also, the designed controllers have produced excellent time domain specifications for this converter. Therefore, it is suitable for solar system, D.C micro grid, medical instruments and low/high power source applications.

6. References

- [1] Prabhakar Mahalingam, "Soft Switched Voltage Multiplier Cell based DC-DC Converter for Automotive Applications," *Automatika*, Vol. 55, No. 3, pp. 239–245, 2104.
- [2] K. Ramash Kumar, S. Jeevananthan, "Design and implementation of reduced-order sliding mode controller plus proportional double integral controller for negative output elementary super-lift Luo-converter," *IET Power Electron.*, Vol. 6, pp. 974–989, 2013.
- [3] Lu, D.D.C., Cheng, D.K.W., Lee, Y.S., "A single-switch continuous conduction-mode boost converter with reduced reverse-recovery and switching losses," *IEEE Trans. Ind. Electron.*, Vol. 50, No. 4, pp. 767–776, 2003.
- [4] Fang Lin Luo, and Hong Ye, "Negative Output Super-Lift Converters," *IEEE Trans. Power Electron.*, Vol. 18, No. 5, 2003.
- [5] Venkatanarayanan Subramanian and Saravanan Manimaran, "Implementation of a Sliding Mode Controller for Single Ended Primary Inductor Converter," *Journal of Power Electronics*, Vol. 15, No. 1, pp. 39-53, 2015.
- [6] Satyajit Hemant Chincholkar, Chok-You Chan, "Comparative study of current-mode controllers for the positive output elementary Luo converter via state-space and frequency response approaches," *IET Power Electron.*, Vol. 8, No. 7, pp. 1137–1145, 2015.
- [7] Garcera, G., Figueres, E., Mocholf, A., "Novel three-controller average current mode control of DC-DC PWM converters with improved robustness and dynamic response," *IEEE Trans. Power Electron.*, Vol. 15, No. 3, pp. 516–528, 2000.
- [8] Yang, Z.H., Sen, P.C., "DC-to-DC buck converters with novel current mode control," *Proc. IEEE Power Electronics Specialists Conf.*, pp. 1158–1164, 1999.
- [9] Deisch, C.W., "Switching control method changes power converter into a current source," *Proc. IEEE Power Electronics Specialists Conf.*, pp. 300–306, 1978.
- [10] Umamaheswari.M.G, Uma.G, Vijayalakshmi, K.M., "Analysis and design of reduced-order linear quadratic regulator control for three phase power factor correction using Cuk converters," *Electric Power System Research*, Vol. 96, pp. 1–8, 2013.
- [11] K. Ramash Kumar, "FLC and PWM SMC for KY Boost Converter," *Journal of Circuits, Systems and Computers*, Vol. 28, No. 11, pp. 1950184(22), 2019.
- [12] Shama Ravichandran, Sanjib Kumar Patnaik, "Implementation of dual-loop controller for positive output elementary Luo converter," *IET Power Electron.*, Vol. 6, No. 5, pp. 885–893, 2013.
- [13] K. Ramash Kumar, S. Jeevananthan, "Modelling and implementation of fixed switching frequency sliding mode controller for negative output elementary super lift Luo-converter," *IET Power Electron.*, Vol. 5, No. 8, pp. 1593–1604, 2012.
- [14] Astrom, K.J., Hagglund, T., "PID controllers: theory, design and tuning," *Instrument Society of America, Research Triangle Park, North Carolina*, 1995.
- [15] Jian-Bo He, Qing-Guo Wang, and Tong-Heng Lee, "PI/PID controller tuning via LQR approach," *Chemical Engineering Science*, Vol. 55, No. 13, pp. 2429-2439, 2000.
- [16] A. Schmidt, M. Dihlmann, B. Haasdonk, Stuttgart, "Basis generation approaches for a reduced basis linear quadratic regulator," *Institute of Applied Analysis and Numerical Simulation*, Vol. 36, pp. A311-A338, 2014.
- [17] K. Ramash Kumar, S. Jeevananthan, S. Ramamurthy, "Improved Performance of the Positive Output Elementary Split Inductor-Type Boost Converter using Sliding Mode Controller plus Fuzzy Logic Controller," *WSEAS Transactions on Systems and Control*, Vol.9, pp. 215-228, 2014.
- [18] Li Lai and Ping Luo, "An FPGA-based Fully Digital Controller for Boost PFC Converter," *Journal of Power Electronics*, Vol. 15, No. 3, pp. 644-651, 2015.



K. Ramash Kumar was born in Cuddalore, India on October 12, 1979. He received his B.E. in Electrical and Electronics Engineering from the Annai Teresa College of Engineering, Villupuram District, India, in 2002, and his M.Tech from the Pondicherry Engineering College, Pondicherry, India, in 2005. He is completed Ph.D from the Department of Electrical Engineering, Jawaharlal Nehru Technological University (J.N.T.U), Hyderabad, India. His research interests include classical controller design for dc-dc converters, Luo converters, resonant converters, power quality, modeling of power converters, high power factor converters, multilevel converters, and inverters. He has authored more than 60 papers published in national

and international conference proceedings and professional journals. Currently, he is working as Associate Professor in Dr. N.G.P. Institute of Technology, Coimbatore, Tamilnadu, India. He is an active member of the IEEE Power Electronics Society.



N. Arun Kumar was born in Trichy, India on January 26, 1985. He received the both B.E degree in Electrical and Electronics Engineering in 2006 and M.E degree in 2008 from Mailam Engineering College, Villupuram district, Anna University, Chennai, India, in. He Completed Ph.D in the field of power electronics at the Anna University, Chennai, India. His field of interest includes sliding mode control design for power converters, special electrical machines, resonant converters, modeling of power electronics converter, active power filters, high power factor converters, multilevel converters, and Inverters. He is having a teaching experience of 12 years in Engineering Colleges.



T. S. Sivakumaran was born in Panruti, India, on December 18, 1969. He has obtained B.E (Electrical and Electronics) and M.Tech (Power Electronics) in 1998 and 2002 respectively from Annamalai University and VIT University, Vellore and then Ph.D. in Power Electronics from Annamalai University, Chidambaram in 2009. He is currently Principal, Sasurie College of Engineering Coimbatore, India. His research papers (35) have been presented at IEEE International /national Conferences. He has two and ten publications in National and International journals. His areas of interest are: converters, controllers and drives. He is a life member of Institution of Engineers (India), ISTE and IEEE member.