Comparison Study and Simulation of the Main Multilevel Inverter Topologies for Different Output Voltage Levels

Rabie Benioub¹, ², Mohamed Adnane¹, and Kenji Itaka²

¹Université des Sciences et de la Technologie d’Oran Mohamed Boudiaf, USTO-MB, BP 1505, El M’naouer, 31000 Oran Algérie
²North Japan Research Institute for Sustainable Energy, Hirosaki University, 2-1-3, Matsubara, Aomori, 030-0813, Japan

Abstract: This paper discusses the difference between the three fundamental types of multilevel inverter (MLI) topologies, which are the neutral-point-clamped, the flying capacitors and the cascaded H-bridges. The sinusoidal pulse width modulation technique was used to simulate the output voltages and currents of the MLI inverters. The total harmonic distortion (THD) was estimated for each topology and each voltage level. Moreover, the simulation results indicate that the cascaded structure exhibited a lower THD value even when increasing the number of the output voltage. Furthermore, a new key parameter was defined as cost efficiency factor and used to compare the three topologies. Evaluation results of this factor indicate that the cascaded structure was the most advantageous as it reduces stress effect on the inverter switches by eliminating the power diodes and capacitors.

Keywords: Multilevel Inverter, Sinusoidal Pulse-width modulation, Cost efficiency

1. Introduction

The fast growth of PV power application industry requires the development of new technologies to maximize the energy yield of the PV systems [1]. This technology concerns the electrical power operation control and transfer in between the PV sources and the customers, to keep the supply of the electric power in a way to match the international standard requirement for power supply [2]. One of the weak points of the PV systems is the incapability conversion from the DC voltage to the AC voltage before connecting to the power network [3]. This conversion is performed by inverters, which are used in power system application and uninterruptable power supplies industries [4]. Improvement of the output voltage required an appropriate control of the waveform on the inverter to reduce its respective harmonic and electromagnetic effect by the diminution of switching operations and hence the filter size [5]. The limitations of the conventional inverters in the case of power or harmonic effect lead to the usage of the multilevel inverter (MLI) technology which promises some advantages over the conventional inverter especially for high power applications [6]. Three main topologies for multilevel inverter are used. The first structure is known as the neutral-point-clamped (NPC) [7], the second as the flying capacitor (FC) [8] and the third as the cascaded H-bridge with separate DC sources [9]. They are characterized by many features such as low total harmonic distortion (THD) of generated output voltage, reduced size of the filter and increased the system efficiency [10]. Thus, aspect lead the MLI topologies to find their application in PV system on the low cost and high performance [11]. New combined topology have been reported, such as three-phase MMLI, where the authors developed to reduce the components number and improve the output voltage level [12]. Moreover, the MLDCL topology which is based on cascaded H-bridge topology connected with half H-bridges cells in a series configuration in purpose to reduce the components number. However, this topology shows a high harmonic stress effect on the switches [13]. Various switching strategies of multilevel inverters are categorized into high switching frequency methods such as sinusoidal pulse width modulation (SPWM) strategy [14] and low switching frequency techniques, often equal to the fundamental switching frequency of the
components, which create stepwise output voltage waveform [15]. The second category comprises of three major switching strategies so-called optimized harmonic stepped waveform (OHSW) [16], selective harmonic mitigation (SHM-PWM) [17-18], and optimal minimization of the THD [19]. Selective harmonic elimination is an as efficient method to mitigate the low-order harmonic components [20]. The different form of multilevel cascade inverter reported previously shown a sign of improvement comparable to the two other topologies in term of component reduce [21]-[25], and harmonic distortion decrease [26]-[31].

Despite all the different topologies and switching techniques discussions, there is a lack of data comparing in same research work the three main topologies in term of component number and, or output voltage level and, or total harmonic distortion and their impact on the cost efficiency.

In this paper, a direct comparison between the three different topologies of the multilevel inverter in term of level number and the output voltage is discussed. Including evaluating the dependency of the cost efficiency factor to the inverter type or level, and prove that the MLI cascade topology remains the best choice based on the cost efficiency factor.

2. System Description

In this work, the three traditional topologies of the multilevel inverter with different output voltage level are reviewed. Each topology required several number of separated sources and components depending on the desired levels of voltage. For the control method, SPWM was chosen based on its simplicity and efficiency to deal with more than 3 level output voltage.

A. Case-study MLI circuit

In this paper, four different level of each traditional multilevel inverter we discussed, taking the seven level for each topology as an example circuit for output voltage discussion. Starting with the circuit schematic for the traditional seven level MLI Neutral-point-clamped configuration also known as neutral-diode-clamped as shown in Figure 1.

![Figure 1. Three phases seven-level NPC topology inverter](image)

The seven-level NPC topology consists of six isolated power sources supply all the circuit with twelve switches in each leg. The switches are operated in complementary (Sa1, S’a1) to
(Sa6, Sa6’) mode with high frequency. The number of components for each topology is shown in Table I.

Table 1. Components number of the three studied topology
(Number of switches, Number of Diodes, Number of Capacitors)

<table>
<thead>
<tr>
<th>Topology</th>
<th>NPC</th>
<th>FC</th>
<th>Cascade</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Source</td>
<td>m-1</td>
<td>1</td>
<td>3/2(m-1)</td>
</tr>
<tr>
<td>Principal dispositifs of commutation</td>
<td>6(m-1)</td>
<td>6(m-1)</td>
<td>6(m-1)</td>
</tr>
<tr>
<td>Diodes</td>
<td>6(2m-3)</td>
<td>6(m-1)</td>
<td>6(m-1)</td>
</tr>
<tr>
<td>Capacitors</td>
<td>0</td>
<td>3m-4</td>
<td>0</td>
</tr>
<tr>
<td>Total number of components</td>
<td>19m-25</td>
<td>15(m-1)</td>
<td>13.5(m-1)</td>
</tr>
</tbody>
</table>

Figure 2 illustrate the circuit schematic of the seven level flying capacitor structure in which capacitors replaced the power diodes of the NPC structure and powered up using only one power source.

Figure 2. Three phases seven-level FC topology inverter

The third topology with seven level, known as Cascaded MLI is shown in Figure 3; it consists of H-bridge cells powered by separate power supplies and contain in each cell four switches cooperated in parallel mode (Sa1, S’a1), and a total of three cells in each leg. The control detail and output voltages are discussed in the next subsection.
B. Sinusoidal pulse width modulation (SPWM)

The SPWM is categorized as carrier based modulation strategies; it consists of comparing a sinusoidal signal with high-frequency carrier waveform. The result of comparison generates the control of switches by Boolean signals. Previously, as mentioned, the SPWM achieves the lowest THD on the line-to-line voltage, and it is due to the logical control, which is based on the PD control leading all the carrier to be in phase as shown in Figure 4.

![Diagram of SPWM](image)

**Figure 4.** Logical diagram of the SPWM used for the simulation

The output voltage level (n) is given by a comparison of the (n-1) high-frequency carrier signals with a sinusoidal waveform. In this case, the main control signals G1 to G6 are generated by comparing 6 triangular carrier signals with a sinusoidal modulation signal as shown in Figure 5.
The corresponding monitoring of the switches is done by executing few logical processes. The control results are illustrated in Table II and show the different switching stages of the seven-level MLI controlled by SPWM. The frequency modulation index, which describe the frequency relation between the sinusoidal signal and the carrier signals is given by [6] and its value chosen to be 60 based on previous work.

\[ m_f = \frac{f_c}{f_m} \]  

(1)

<table>
<thead>
<tr>
<th>( V_{AO} )</th>
<th>3E</th>
<th>2E</th>
<th>E</th>
<th>-E</th>
<th>-2E</th>
<th>-3E</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S_{a1} )</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( S_{a2} )</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( S_{a3} )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( S_{a4} )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( S_{a5} )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>( S_{a6} )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a1} )</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a2} )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a3} )</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a4} )</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a5} )</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( S'_{a6} )</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Moreover, the amplitude modulation index also known as the modulation factor which describes the relationship between the carriers amplitude with the sinusoidal amplitude is given by [2]
\[ m_i = \frac{A_m}{(m-1)A_c} \]  

(2)  

And, its value chosen to be equal to 1 based on previous work results, as shown in Table 3.

Table 3. Specification Simulation Parameters

<table>
<thead>
<tr>
<th>System Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-voltage source ( \sum(E) )</td>
<td>220 volts</td>
</tr>
<tr>
<td>Load value (at 50Hz)</td>
<td>( R=20 \ \Omega ), ( X_L=62.8 \ \Omega ), ( X_C=62.8 \ \Omega )</td>
</tr>
<tr>
<td>Switching Frequency ( (f_s) )</td>
<td>3 KHz</td>
</tr>
<tr>
<td>Modulation Index ( (m_i) )</td>
<td>1</td>
</tr>
<tr>
<td>Frequency Modulation Index ( (m_f) )</td>
<td>60</td>
</tr>
</tbody>
</table>

3. Simulation and results discussion

Figure 6 shows out line-to-line voltages \( V_{AB}, V_{BC}, \) and \( V_{CA} \), which are deducted from the pole voltage by

\[
\begin{align*}
V_{AB} &= V_{A0} - V_{B0} \\
V_{BC} &= V_{B0} - V_{C0} \\
V_{CA} &= V_{C0} - V_{A0}
\end{align*}
\]

(3)  

Seven-level in the line-to-line voltage \( V_{AB}, V_{BC}, V_{CA} \), where each one of them is shifted by a phase angle equal to 120° \((3E, 2E, E, 0, -E, -2E, -3E)\), is produced from five-level pole voltages. Nine-level pole voltages produced eleven-level line to line voltages \((5E, 4E, 3E, 2E, E, 0, -E, -2E, -3E, -4E, -5E)\). The pole voltage number \([m-2]\) \((m\) is the number of MLI levels\) is used to get \([m]\) line-to-line output voltages, and it was similar in the case of the different topology (NPC, FC, and Cascaded). Furthermore, the ability to feed different load (R-L, R-C) and overall efficiency have been investigating for the different topology with various level, the value of each load charge is illustrated in Table 3.

![Figure 6. Simulation results of the output line-to-line voltages \( V_{AB}, V_{BC}, V_{CA} \) similar in case of highly inductive and, or highly capacitive load](image-url)

The simulation results shows no effect of the charge changing on the pole or line to line voltages, but a clear effect on the phase current shape. Figures 7 and 8 indicate that the phase current in case of R-L charges shows a stable and smoother output current signal comparable to
the phase current in case of highly capacitive load and it is due to the automatic filtering of the harmonic components by the inductance.

Figure 7. Simulation results of the output phase currents in case of highly inductive load (R=20 Ω, X_L=62.8 Ω)

Figure 8. Simulation results of the output phase currents in case of highly capacitive load (R=20 Ω, X_C=62.8 Ω)

Moreover, Figure 9 shown the FFT signal for the line-to-line output voltages of the seven-level NPC, and the THD is found to be 18.30%.

Figure 9. Simulation results of the frequency spectrum of the output line voltage for seven-level NPC inverter
Table 4 illustrate the THD value comparison for each topology structure with different output level, increasing the number of level lead to a clear decrease of the total harmonic distortion, due to the reduction of the stress on the switches. However, the MLI cascaded structure shown the lowest THD comparable to NPC and FC topologies.

Table 4. Comparison of the effect of topology and, or output voltage level on the Total Harmonic Distortion (THD) (%)

<table>
<thead>
<tr>
<th>Level</th>
<th>Topology</th>
<th>NPC</th>
<th>FC</th>
<th>Cascade</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>18.3</td>
<td>18.7</td>
<td>18.60</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>10.84</td>
<td>11.40</td>
<td>10.90</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td>06.61</td>
<td>08.10</td>
<td>05.30</td>
</tr>
<tr>
<td>31</td>
<td></td>
<td>01.38</td>
<td>03.8</td>
<td>0.40</td>
</tr>
</tbody>
</table>

The number of components as shown in Table 5 was calculated based on Table I. Analyzing this results indicates that the cascaded structure contains the less total number of elements comparable to the other topologies, which is due to the absence of power diodes and flying capacitors for NPC and FC. Instead, it showed a higher number of power sources, which can be taken as an advantage leading to limit the stress on the switches and decrease the THD.

Table 5. Total Number of components dependency on the variation of the inverter topology and, or output voltage level

<table>
<thead>
<tr>
<th>Level</th>
<th>Topology</th>
<th>NPC</th>
<th>FC</th>
<th>Cascade</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>108</td>
<td>90</td>
<td>81</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>184</td>
<td>150</td>
<td>135</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td>260</td>
<td>210</td>
<td>189</td>
</tr>
<tr>
<td>31</td>
<td></td>
<td>564</td>
<td>450</td>
<td>405</td>
</tr>
</tbody>
</table>

The cost-efficiency factor, which describes the relationship between the numbers of the voltage level (Components) with the value of THD as shown in Figure 10, is calculated by normalizing the (Components Number /THD) by the highest factor value calculated. The cascaded MLI structure shows an increased cost efficiency factor when increasing the number of level due to the lower components number and higher THD value comparable with other structures such NPC and FC.

![Figure 10. Cost-efficiency factor dependency on the inverter topology and, or output voltage level](image-url)
4. Conclusion

The direct comparison of the three main topologies of the multilevel inverters is discussed. The point of comparison included the number of components and the total harmonic distortion relation to the increase of the inverter voltage levels. The SPWM was applied for controlling the different MLI topology and shown a simplified control and higher performance stability of the inverter toward feeding different loads.

A cost-efficiency factor is deduced combining the number of components used in each topology and each output voltage level with the value of the corresponding THD of the line-to-line voltages. The cascaded MLI inverter compared with the other two topologies gains many merits such as expressing a higher THD and a lower number of components and raise the cost-efficiency factor despite increasing the voltage levels. Moreover, the Cascaded structure does not require any capacitors or power diodes which is suitable for different voltage applications.

5. References


**Rabie Benioub** is an assistant researcher at North Japan Research Institute for Sustainable Energy (NJRISE). He has a Ph.D. in Science from Hirosaki University and a Master degree in Electrical Engineering from University of Science and Technology of Mostaganem. He is a member of The Japan Society for Applied Physics (JSAP), The Iron and Steel Institute of Japan (ISIJ), The Physical Society of Japan (JPS) and The Mining and Materials Processing Institute of Japan (MMIJ). Email Address: dr_b_r@yahoo.fr

**Mohamed Adnane** is a Professor and Head of Materials Technology Department since 2013 at Faculty of Physics, University of Science and Technology USTO-MB. Professor Adnane has a Ph.D. and Master degree in Physics from University of Science and Technology USTO-MB. He is the head of research group in Thin Films for Solar Applications at Laboratory of Electronic Microscopy and Materials Science (LMESM). Email Address: mohamed67adnane@gmail.com

**Kenji Itaka** was born in 1968. He received Master degree of Science from Kyoto University of Japan in 1994. He worked in Hitachi Corp. for three years, and then entered in the University of Tokyo. He received Ph. D in Technology from University of Tokyo in Japan in 2000. He joined Tokyo Institute of Technology, National Institute of Material Science, and graduate school of frontier science the University of Tokyo. He moved to the Hirosaki University as associate Professor. Now, he became the professor in North Japan Research Institute for sustainable Energy in Hirosaki University. His research interests are material sciences, semiconductor physics. He is a member of the Society of Physics and Applied Physics and MMIJ. Email Address: Itaka@hirosaki-u.ac.jp in Japan.